DTU-image
Bachelor of Technology ] in Electronics Engineering in VLSI Design and Technology at Delhi Technological University Courses & Fees 2026
location
Delhi, Delhi
author
FMC Content Team
Updated on 13 January 2026
Live

Latest Updates

Admissions for Bachelor of Technology ] in Electronics Engineering in VLSI Design and Technology at Delhi Technological University are now open for 2025-26 session. The institute offers excellent placement opportunities, experienced faculty, and state-of-the-art infrastructure. Check eligibility criteria, fee structure, and application deadlines for more details.

Table of Contents

Delhi Technological University Bachelor of Technology ] in Electronics Engineering in VLSI Design and Technology Fee Structure 2025

The fee structure for Bachelor of Technology ] in Electronics Engineering in VLSI Design and Technology at Delhi Technological University includes tuition fees, hostel fees, and other charges. The total cost varies by year.

InstalmentsTuition FeeHostel (Optional)Total Cost
Year 1₹2.48 Lakhs₹3.47 Lakhs₹5.95 Lakhs
Year 2₹2.69 Lakhs₹3.47 Lakhs₹6.16 Lakhs
Year 3₹2.87 Lakhs₹3.47 Lakhs₹6.34 Lakhs
Year 4₹3.07 Lakhs₹3.47 Lakhs₹6.54 Lakhs

Total Fee

₹24.98 Lakhs

Bachelor of Technology ] in Electronics Engineering in VLSI Design and Technology at DTU 2025 Highlights

Duration

4 Years

Total Seats

62

Mode

Offline

Eligibility

10+2 + JEE Main

Entrance Test

JEE Main

Delhi Technological University Bachelor of Technology ] in Electronics Engineering in VLSI Design and Technology Admission Dates

Key dates and events for admission to Bachelor of Technology ] in Electronics Engineering in VLSI Design and Technology at Delhi Technological University.
READ MORE
Admission ProcessDates
Application Start Date21 May 2025
Dates for Seat Allotment and Admission for Spot Round Admission [B.Tech]22 Jul 2025
Date of Spot Round Admissions for Admission 2025 [B.Tech]31 Jul 2025
JEE Main 2026 Registration15 Oct 2025
JEE Main 2026 Registration15 Oct 2025

Delhi Technological University Bachelor of Technology ] in Electronics Engineering in VLSI Design and Technology Cutoff

The cutoff for Joint Entrance Examination Main determines whether a candidate qualifies for the next stage of the admission process (e.g., interview, counselling, merit list). These cutoffs vary each year based on difficulty level, number of applicants, and institutional policies.

Joint Entrance Examination Main
Showing cutoff for:2025Home StateGeneralGender Neutral
RoundCutoff (Marks)
Round 16050
Round 27360
Round 38165
Round 48661
Round 59836

Delhi Technological University Placement Statistics

Delhi Technological University offers placements for all levels of students. It has a separate placement cell that conducts the final campus placement activities. Note: These are college-wide statistics as specialization-specific placement data is not available.

Highest Package (2025)

₹85.3 Lakhs

Companies Visited

20+

Top Recruiters

Air India
Aircel
Amazon
American Express
Apollo Tyres
Apple
Asian Paints
Axis Bank
Bain & Company India Private Limited
Bank of America
Bank of India
Bloomberg
Citi Bank
Continental Device India Limited (CDIL)
D. E. Shaw India Private Limited
Dabur India Ltd.
Deutsche Bank
Educomp Solutions Ltd.
Ernst & Young
Flipkart
comparison-bg

Compare Colleges

Side by Side.

Placements, fees, faculty & more. See colleges head-to-head to make the right call.

Start Comparing

open-new-tab
Loading animation...
whatsapp

Chat with us